ATA8743-PXQW【PDF 180/238 页】MCU W/TRANSMITTER ASK/FSK 24QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录52

176页 177页 178页 179页 [180页]181页 182页 183页 184页

180

9152BINDCO02/10

ATA8743

28. Memory Programming

This section describes the different methods for Programming the ATtiny24/44/84 memories.

28.1 Program And Data Memory Lock Bits

The ATtiny24/44/84 provides two Lock bits which can be left unprogrammed (1) or can be pro-

grammed (0) to obtain the additional security listed in Table 28-2 on page 180. The Lock bits

can only be erased to 1 with the Chip Erase command.

Program memory can be read out via the debugWIRE interface when the DWEN fuse is pro-

grammed, even if the Lock Bits are set. Thus, when Lock Bit security is required, should always

debugWIRE be disabled by clearing the DWEN fuse.

Note:

1. 1 means unprogrammed, 0 means programmed

Notes: 1. Program the Fuse bits before programming the LB1 and LB2.

2. 1 means unprogrammed, 0 means programmed

Table 28-1. Lock Bit Byte

(1)

Lock Bit Byte

Bit No

Description

Default Value

1 (unprogrammed)

LB2

Lock bit

1 (unprogrammed)

LB1

Lock bit

1 (unprogrammed)

Table 28-2. Lock Bit Protection Modes

(1)(2)

Memory Lock Bits

Protection Type

LB Mode

LB2

LB1

No memory lock features enabled.

Further programming of the Flash and EEPROM is disabled in

High-voltage and Serial Programming mode. The Fuse bits are

locked in both Serial and High-voltage Programming mode.

(1)

debugWire is disabled.

Further programming and verification of the Flash and EEPROM

is disabled in High-voltage and Serial Programming mode. The

Fuse bits are locked in both Serial and High-voltage

Programming mode.

(1)

debugWire is disabled.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式